

低振幅ビット線方式を用いた 低消費電力高速SRAM

2001年電子情報通信学会ソサイエティ大会

東京大学生産技術研究所
服部 貞昭 桜井 貴康

Contents


- **Background**
- **SRAM circuits using low-swing bit-lines**
- **Simulation results and discussion**
- **Summary**


Background

CMOS power : $P = P_t f_{\text{CLK}} C_L V_{\text{DD}}^2 + \text{Leak power}$

Lowering V_{DD} is the best solution to power reduction.


Lowering V_{DD} of SRAM cell is difficult.






**Full swing of large capacitance
→ Large power at precharge**

SRAM cell using half-swing bit-lines



- Power cannot be saved in write and read cycles.
- Swing level cannot be lowered below $V_{DD}/2$.


(Mark A. Horowitz et al.,
“Low-power SRAM Design Using Half-Swing Pulse-mode Techniques”,
IEEE Journal of SSC, Vol.33, No.11, Nov., 1998)




- Power can be saved in write and read cycles.
- Swing level can be lowered below $V_{DD}/2$.

- Power can be saved in write and read cycles.
- Swing level can be lowered below $V_{DD}/2$.


Simulation result of energy



Evaluation of read delay



Simulation result of read delay




$$\gamma = \beta_{\text{switch}} / \beta_{\text{access}}$$

HSPICE parameter :
0.35 μm generation

Layout pattern of SRAM cells

Technology	0.35μm CMOS 3-metal (Rohm)
Organization	256 × 256 cells
Supply voltage	1.5V ~ 2.5V
Core size	4.0mm ²
Cell size	58.5μm ²



Cell area increases by 17%.

Summary

- **SRAM circuits using low-swing bit-lines saves the power by 80% at $V_{DD} = 1.5V$.**
- **Read delay increases by 7% at $V_{DD} = 1.5V$.**
- **Cell area increases by 17%.**