

高速レベルコンバータ Bypass Level Converter (BLC)


第62回応用物理学会学術講演会

東京大学生産技術研究所
服部 貞昭 神田 浩一 桜井貴康

Contents

- **Background**
- **Bypass level converter (BLC)**
- **Simulation results and discussion**
- **Summary**


Background



$$\text{CMOS active power : } P = P_t f_{\text{CLK}} C_L V_{\text{DD}}^2$$


Lowering V_{DD} is the best solution to power reduction.

High voltage is also required for memory and Input/Output.



High speed level converter for low voltage operation is required.


Conventional level converter




High- V_{TH} MOS : $V_{TH, HIGH}$
Low- V_{TH} MOS : $V_{TH, LOW}$

V_{DDH} : High V_{DD}
 V_{DDL} : Low V_{DD}

Proposed level converter




V_{REF} : Reference voltage
 $= V_{DDL} + V_{TH, LOW} - 0.1V$



$$V_{DDL} = 0.5$$
$$V_{TH, HIGH} = 0.39V$$
$$V_{TH, LOW} = 0.09V \sim 0.39V$$


稲垣賢一・神田浩一・桜井貴康, "ITRS ロードマップ準拠標準SPICEモデルの構築,"
2000年電子情報通信学会ソサイエティ大会, A-3-7, 2000年10月

Simulation result of delay




Simulation result of delay



$$t_{\text{ratio}} = \frac{t_{\text{rise}}, t_{\text{fall}} \text{ of proposed converter}}{t_{\text{rise}}, t_{\text{fall}} \text{ of bypass level converter}}$$


Simulation result of power



Summary

- **Proposed bypass level converter (BLC) reduces the delay by 15% when $V_{TH, low} = 0.19V$.**
- **BLC reduces the power by 10% when $V_{TH, low} = 0.19V$.**

Simulation result of delay



HSPICE parameter : 0.07 μ m generation